

# FBM320-A13N series Digital pressure sensor

#### **Features**


□ Supply voltage:

1.7 to  $5.5V(V_{DD})$ 1.2 to  $5.5V(V_{DDIO})$ 

- □ 1.3MPa pressure range
- □ 2.2ms fastest conversion time
- $\Box$  Standby current < 0.1  $\mu$ A
- $\Box$  I<sup>2</sup>C and SPI interfaces
- □ Calibrated and temperature compensated

#### **Application Examples**

- ☐ Tire pressure measurement system
- □ Tire pressure gauge



### **Descriptions**

The FBM320 is a new generation of high resolution digital barometer. The FBM320 is a digital pressure sensor which consists of a MEMS piezoresistive pressure sensor and a signal conditioning ASIC. The ASIC include a 24bits sigma-delta ADC, OTP memory for calibration data, and serial interface circuits. The FBM320 could provide both I<sup>2</sup>C and SPI interface to communicate with microcontroller.

Pressure calibrated and temperature compensated were key features of the FBM320. The data stored in OTP memory could be used to calibrate the FBM320. The calibration procedure should be implemented by a external microprocessor. The FBM320 is low power and supply voltage designed and suitable for portable devices or battery-supplied ones.

#### **Ordering information**

Part No.	Pressure type	Pressure range	Digital interface	Package	Note
FBM320-A13NDR	Absolute	1.3MPa	SPI / I <sup>2</sup> C	LGA	Tape & Reel

Rev. 1.0 2016/11/25



## **Index of contents**

1	Functional Block and Pin Descriptions	3
2	Electrical Characteristic	
3	Absolute Maximum Conditions	4
4	Application Information	5
5	Control registers	<i>6</i>
6	SPI Interface	7
7	I <sup>2</sup> C Interface	9
8	Package Information	11
8.1	Outline dimensions	11
8.2	Recommended footprint	11
8.3	Tape and Reel specification	12
9	Document history and modification	13



## 1 Functional Block and Pin Descriptions





Fig. 1 Functional Block Diagram of FBM320



Pin No.	Pin Name	Description
1	GND	Ground
2	CSB	Chip Select
3	SDA/SDI/SDIO	Serial data input/output in I <sup>2</sup> C mode(SDA) Serial data input in 4-wire SPI mode(SDI) Serial data input/output in 3-wire SPI mode (SDIO)
4	SCL	Serial clock
5	SDO/ADDR	Serial data output in 4-wire SPI mode Address select in I <sup>2</sup> C mode
6	$V_{DDIO}$	Power supply for I/O circuits
7	GND	Ground
8	$V_{DD}$	Power supply for core circuits

Rev. 1.0 2016/11/25

#### **Electrical Characteristic**

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Pressure Range			0		1.3	MPa	
Operating Temperature Range			-40		85	°C	
Complex Valtage	$V_{DD}$		1.7	1.8	5.5	V	
Supply Voltage	$V_{DDIO}$		1.2	1.8	5.5	V	
Supply Current							
Pressure measurement							
Ultra low power		\/ 2.5\/		3.0	3.5		
Standard	I <sub>DD</sub>	V <sub>DD</sub> =2.5V 1 conversion/sec.		4.7	6.4	μΑ	
High resolution		i conversion/sec.		7.7	8.9		
Ultra high resolution				13.9	16.0		
Temperature measurement				1.9	2.2		
Peak Current During Conversion							
Pressure measurement	I <sub>peak</sub>	V <sub>DD</sub> =2.5V		1.51		mA	
Temperature measurement				0.95			
Standby Current	I <sub>sd</sub>			<0.1		μA	
Conversion time							
Pressure measurement							
Ultra low power				2.2	2.5		
Standard				3.3	3.7	ms	
High resolution				5.4	6.0		
Ultra high resolution				9.8	10.7		
Temperature measurement				2.2	2.5		
Absolute Pressure Accuracy		0~0.6MPa	-2		2		
V <sub>DD</sub> =3V, 0~40°C		0∼1MPa	-4		4	kPa	3
V DD-3 V, O - 40 C		0~1.3MPa	-8.5		8.5		
Absolute Pressure Accuracy		0~0.6MPa	-5		5		
V <sub>DD</sub> =3V, -40 $\sim$ 85°C		0∼1MPa	-11		11	kPa	
V <sub>DD</sub> =3V, -40		0~1.3MPa	-17		17		
Noise in pressure							
Ultra low power				93			RMS
Standard				66		Pa	noise
High resolution				47			Hoise
Ultra high resolution				33			
Absolute temperature accuracy		<b>@25</b> ℃	-1.5	±0.5	1.5	$^{\circ}\!\mathbb{C}$	
V <sub>DD</sub> =3.3V		0~65℃	-2	±1	2	C	
Soldering drift		After solder reflow	-2.5		2.5	kPa	
Long term stab <mark>ilit</mark> y		12 months	-1.5		1.5	kPa	

<sup>1.</sup> All the data were measured with 2.5V supply voltage at a temperature of 25±3℃, unless otherwise noted.

### **Absolute Maximum Conditions**

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Occasion Malkania	AVDD		-0.3		6.5	V	
Supply Voltage	VDDIO		-0.3		6.5	V	
Digital output voltage			-0.3		VDDIO+	V	
Digital output voltage		-0.5		0.3	V		
Storage Temperature Range			-40		125	°C	
Maximum Overpressure					3	MPa	

All the data were measured with 2.50 supply voltage at a temperature of 2013 C, unless otherwise note.
 Maximum error of pressure reading over the pressure range after offset adjusted at one pressure point.
 Maximum error of pressure reading over the pressure range.
 According to 32 bit integer compensation formula.



ESD Rating				
HBM		2	kV	

## 4 Application Information

Owing to state of the art, the FBM320 build a new standard of digital barometer. A 24bits sigma-delta ADC and a MEMS pressure sensor are integrated in a LGA substrate. Pressure calibrated and temperature compensated were key features of the FBM320. The FBM320 is low power and supply voltage designed and suitable for portable devices or battery-supplied ones.

The data stored in OTP memory could be used to calibrate the FBM320. The calibration procedure should be implemented by a external microprocessor. By I<sup>2</sup>C or SPI interface, you can get the calibration data stored in OTP and the raw data of pressure and temperature. In order to get the correct pressure and temperature reading, the calculating procedure must be implemented in a microprocessor.

#### **Application Circuit example**




Figure. 4.1 Application circuit for I<sup>2</sup>C interface




Figure 4.2 Application circuit for SPI interface



## 5 Control registers

Table 5.1 control registers

Addr	Description	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default
0xF8	DATA_LSB	R		Data out<7:0>							0x00
0xF7	DATA_CSB	R		Data out<15:8>						0x00	
0xF6	DATA_MSB	R				Data out	t<23:16>				0x00
0xF4	CONFIG_1	RW	OSR-	OSR<1:0> Measurement_control<5:0>						0x0E or 0x4E	
0xF1	Cal_coeff	R		Calibration Registers						N/A	
0xE0	Soft_reset	W				Softres	et<7:0>				0x00
0xD0	Cal_coeff	R				Calibration	n Registers				N/A
0xBB- 0xAA	Cal_coeff	R		Calibration Registers						N/A	
0x6B	Part ID	R		PartID<7:0>						0x42	
0x00	SPI _Ctrl	RW	SDO_ac tive	LSB_fir st					LSB_fir st	SDO_ac tive	0x00

#### Reg 0xF6-0xF8

Data\_out: 24 bits ADC output data

#### Reg 0xF4

**OSR<1:0>:** 00:1024X, 01:2048X, 10:4096X, 11:8192X

**Measurement\_control<5:0>:** 101110, indicate a temperature conversion. 110100, indicate a pressure conversion.

#### Reg 0xE0

**Softreset**: Write only register. If set to 0xB6, will perform a power on reset sequence. Auto returned to 0 after the soft reset completed.

#### Reg $\{0xF1, 0xD0, 0xBB:0xAA\}$

**Calibration Registers**: Total 20bytes calibration registers used for sensor calibration.

#### Reg 0x6B

**PartID:** 8 bits Part ID, the default value is 0x42.

#### Reg 0x00

**SDO\_active:** 1: 4-wire SPI, 0: 3-wire SPI

LSB\_first: 1: LSB first for SPI interface, 0: MSB first for SPI interface



Table 5.2 Summary of instructions

Instruction	Register address	Value
Pressure measurement, OSR1024	0xF4	0x34
Pressure measurement, OSR2048	0xF4	0x74
Pressure measurement, OSR4096	0xF4	0xB4
Pressure measurement, OSR8192	0xF4	0xF4
Temperature measurement	0xF4	0x2E
Softreset	0xE0	0xB6
3-wire SPI, MSB first	0x00	0x00
4-wire SPI, MSB first	0x00	0x81

#### 6 SPI Interface

FBM320 provides both SPI and I<sup>2</sup>C interface for serial communication and 'CSB' pin is used to switch between these two protocols. Pulling 'CSB' pin low selects the SPI interface, leaving 'CSB' pin float or pulling it high selects the I<sup>2</sup>C interface. The SPI interface is compatible with SPI mode 0 (CPOL=0, CPHA=0).

Table 6.1 SPI interface specifications

Symbol	Parameter	Condition	Min	Max	Unit
$f_{ m sclk}$	Clock frequency	Max load on SDIO or SDO = 25pF		10	MHz
$t_{\mathrm{sclk\_l}}$	SCLK low pulse		20		ns
t <sub>sclk_h</sub>	SCLK high pulse		20		ns
$T_{sdi\_setup}$	SDI setup time		20		ns
$T_{sdi\_hold}$	SDI hold time		20		ns
T	CDO/CDI and dalam	Load = 25pF		30	ns
$T_{ m sdo\_od}$	SDO/SDI output delay	Load = 250pF		40	ns
$T_{csb\_setup}$	CSB setup time		20		ns
T <sub>csb_hold</sub>	CSB hold time		40		ns

The figure below shows the definition of the SPI timing given in table 6.1






Figure 6.1 SPI timing diagram

The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of framing. Once the beginning of the frame has been determined, timing is straightforward. The first phase of the transfer is the instruction phase, which consists of 16 bits followed by data that can be of variable lengths in multiples of 8 bits. If the device is configured with CSB tied low, framing begins with the first rising edge of SCLK.

The instruction phase is the first 16 bits transmitted. As shown in Figure 6.2, the instruction phase is divided into a number of bit fields.




Figure 6.2 Instruction Phase Bit Field

The first bit in the stream is the read/write indicator bit (R/W). When this bit is high, a read is being requested, otherwise indicates it is a write operation.

W1 and W0 represent the number of data bytes to transfer for either read or write (Table 6.2). If the number of bytes to transfer is three or less (00, 01, or 10), CSB can stall high on byte boundaries. Stalling on a nonbyte boundary terminates the communications cycle. If these bits are 11, data can be transferred until CSB transitions high. CSB is not allowed to stall during the streaming process.

The remaining 13 bits represent the starting address of the data sent. If more than one word is being sent, sequential addressing is used, starting with the one specified, and it either increments (LSB first) or decrements (MSB first) based on the mode setting.

Table 6.2 W1 and W0 settings

	E	
W1:W0	Action	CSB stalling
00	1 byte of data can be transferred.	Optional
01	2 bytes of data can be transferred.	Optional
10	3 bytes of data can be transferred.	Optional
11	4 or more bytes of data can be transferred. CSB must	No
	be held low for entire sequence; otherwise, the cycle	
	is terminated.	



Data follows the instruction phase. The amount of data sent is determined by the word length (Bit W0 and Bit W1). This can be one or more bytes of data. All data is composed of 8-bit words.

Data can be sent in either MSB-first mode or LSB-first mode (by setting 'LSB\_first' bit). On power up, MSB-first mode is the default. This can be changed by programming the configuration register. In MSB-first mode, the serial exchange starts with the highest-order bit and ends with the LSB. In LSB-first mode, the order is reversed. (Figure 6.3)




Figure 6.3 MSB First and LSB First Instruction and Data Phases

Register bit 'SDO\_active' is responsible for activating SDO on devices. If this bit is cleared, then SDO is inactive and read data is routed to the SDIO pin. If this bit is set, read data is placed on the SDO pin. The instruction and data phase is as shown in figure 6.4. The default for this bit is low, making SDO inactive.




Figure 6.4 MSB First Instruction and Data Phases for 4-wires SPI Mode

## 7 I<sup>2</sup>C Interface

I<sup>2</sup>C bus uses SCL and SDA as signal lines. Both lines are connected to VDDIO externally via pull-up resistors so that they are pulled high when the bus is free. The I<sup>2</sup>C device address of FBM320 is shown below. The LSB bit of the 7bits device address is configured via SDO/ADDR pin. If the SDO/ADDR pin was left not connected or pulled high, the A1 bit is "1". And the device address is "1101101". For I<sup>2</sup>C bus application, 'CSB' pin have to be left float or pulled high.

Table 7.1 I<sup>2</sup>C Address.

A7	<b>A6</b>	<b>A5</b>	<b>A4</b>	<b>A3</b>	<b>A2</b>	<b>A1</b>	W/R
1	1	0	1	1	0	SDO/ADDR	0/1

Rev. 1.0 2016/11/25



Table 7.2 Electrical specification of the I<sup>2</sup>C interface pins

Symbol	Parameter	Condition	Min	Max	Unit
$f_{scl}$	Clock frequency			400	kHz
$t_{LOW}$	SCL low pulse		1.3		us
t <sub>HIGH</sub>	SCL high pulse		0.6		us
t <sub>SUDAT</sub>	SDA setup time		0.1		us
t <sub>HDDAT</sub>	SDA hold time		0.0		us
t <sub>SUSTA</sub>	Setup Time for a repeated start condition		0.6		us
$t_{ m HDSTA}$	Hold time for a start condition		0.6		us
t <sub>SUSTO</sub>	Setup Time for a stop condition		0.6		us
t <sub>BUF</sub>	Time before a new transmission can start		1.3		us




Figure 7.1 I<sup>2</sup>C Timing Diagram

The I<sup>2</sup>C interface protocol has special bus signal conditions. Start (S), stop (P) and binary data conditions are shown below. At start condition, SCL is high and SDA has a falling edge. Then the slave address is sent. After the 7 address bits, the direction control bit R/W selects the read or write operation. When a slave device recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL (ACK) cycle.

At stop condition, SCL is also high, but SDA has a rising edge. Data must be held stable at SDA when SCL is high. Data can change value at SDA only when SCL is low.








Figure 7.2 I<sup>2</sup>C Protocol

## 8 Package Information

## 8.1 Outline dimensions



## 8.2 Recommended footprint




All dimensions are in mm.




## 8.3 Tape and Reel specification

#### **8.3.1 Tape dimensions**



All dimensions are in mm.

### 8.3.2 Sensor orientation relative to the tape





Rev.	Description	Date
1.0	First edition	2016/11/25

